Generating FPGA-based Image Processing Accelerators with Hipacc

(Invited Paper)

Oliver Reiche†, M. Akif Özkan‡, Richard Membarth‡, Jürgen Teich‡, and Frank Hannig‡
†Department of Computer Science, Friedrich-Alexander University Erlangen-Nürnberg (FAU)
‡German Research Center for Artificial Intelligence, Saarland University
{oliver.reiche, akif.oezkan, teich, hannig}@cs.fau.de, richard.membarth@dfki.de

Abstract—Domain-Specific Languages (DSLs) provide a high-level and domain-specific abstraction to describe algorithms within a certain domain concisely. Since a DSL separates the algorithm description from the actual target implementation, it offers a high flexibility among heterogeneous hardware targets, such as CPUs and GPUs. With the recent uprise of promising High-Level Synthesis (HLS) tools, like Vivado HLS and Altera OpenCL, FPGAs are becoming another attractive target architecture. Particularly in the domain of image processing, applications often come with stringent requirements regarding performance, energy efficiency, and power, for which FPGA have been proven to be among the most suitable architectures.

In this work, we present the Hipacc framework, a DSL and source-to-source compiler for image processing. We show that domain knowledge can be captured to generate tailored implementations for C-based HLS from a common high-level DSL description targeting FPGAs. Our approach includes FPGA-specific memory architectures for handling point and local operators, as well as several high-level transformations. We evaluate our approach by comparing the resulting hardware accelerators to GPU implementations, generated from exactly the same DSL source code.

I. INTRODUCTION

In many of today’s application domains, image processing, and computer vision play a significant role.Domains range from medical imaging up to advanced driver assistance systems, or even autonomous driving. In particular, in the automotive field, the question arises where to compute those tasks. Depending on the application’s complexity, possible targets are an already existing electronic control unit, a dedicated microcontroller, a Central Processing Unit (CPU) or Graphics Processing Unit (GPU) embedded in an SoC, or even a Field Programmable Gate Array (FPGA). The right choice depends on many factors, such as development effort, power efficiency, area constraints, and real-time capabilities, which are most important for safety-critical systems.

It is well-known that application-specific hardware tends to give the highest performance and most efficient resource utilization. On the contrary, application-specific development is a time consuming and error prone task. One step towards mastering this challenge are HLS tools, such as Vivado HLS from Xilinx and Altera OpenCL. However, these tools can be considered as general purpose frameworks and do not make use of domain-specific knowledge for image processing.

Another approach to use Domain-Specific Languages (DSLs) to concisely describe algorithms without any deeper understanding of the target architecture, i.e., to consider FPGA programming from the perspective of a software engineer [7]. Aside from Hipacc, the DSL we present in this work, other DSLs for generating hardware accelerators are Darkroom [4] and its successor Rigel [5]. They propose functional programming to describe local image operators, which are translated into streaming pipelines. While Darkroom is too simple for advanced pipelines like stereo vision and Lucas Kanade, Rigel adds support for pyramids, sparse computations, and space-time implementation tradeoffs. Another DSL that can target FPGAs is PolyMage [2], which employs a graph representation for describing image algorithms followed by optimization and scheduling techniques in the polyhedral model.

II. THE HIPACC FRAMEWORK

The Heterogeneous Image Processing Acceleration (Hipacc) framework [9] consists of an open source image processing DSL, embedded into C++ and a source-to-source compiler. Initially developed to target GPUs from Nvidia and AMD only, Hipacc was subject to multiple extensions over the years. These extensions involve code generation for other accelerators, such as embedded GPUs [8], vector units of CPUs [12], and FPGA targets [13, 10] through high-level synthesis for Xilinx and Altera FPGAs. Figure 1 provides a visual overview of the framework and its target architectures.

A. Domain Analysis

In literature, image processing algorithms are mainly classified based on two distinct methods. The first method [15] inquires why an image algorithm is applied. This includes

1http://hipacc-lang.org
correcting image defects caused by sensor imperfection or optics’ limitations, image enhancement in the spatial domain for improving specific image features, or processing images in the frequency space simply because of the inherent computational advantages. The second method, introduced by Bankman [1], classifies image algorithms on what information is used to map one image to another. Here, the three basic classes are pixel operators, computing an output pixel based on a single input pixel, local operators, additionally incorporating the local neighborhood within the input image, and operators with multiple images, where several input images are used. We decided to follow the latter approach and classify the algorithms we want to capture as point and local operators. Contrarily to [6, 1], we do not make any distinction between algorithms based on the number of input images.

B. Language Components

Image processing algorithms can be implemented as DSL code by using specific C++ template classes. Their use is detected by the Hipacc compiler, necessary to capture the computational algorithm operations. In the following, the most important classes provided by the Hipacc framework are presented.

1) Images in the DSL: An Image object represents a two-dimensional data structure for storing pixels of a digital image. Here, the actual data type of a single pixel can be of any supported primitive data type (int, float) or special types introduced by Hipacc, such as the uchar4 vector type:

\[
\text{Image<pixel_t>}(\text{size}_t \text{ width}, \text{size}_t \text{ height}, \text{pixel}_t \* \text{img})
\]

Its actual data layout is hidden from the programmer as it might vary across different target platforms.

2) Accessing Images: We differentiate between reads and writes to an image in the DSL. In order to access an image from a kernel, it needs to be assigned to a wrapper data structure handling the access mode. For reading, an image needs to be bound to an accessor. Thereby, a rectangular Region Of Interest (ROI) can be optionally defined:

\[
\text{Accessor<pixel_t>}(\text{Image<pixel_t> img, size}_t \text{ width}, \text{size}_t \text{ height}, \text{int offset}_x, \text{int offset}_y)
\]

For writing an image from a kernel, it needs to be wrapped in an iteration space. To ensure that only a specific portion of the output image is written, an optional ROI can be defined here as well:

\[
\text{IterationSpace<pixel_t>}(\text{Image<pixel_t> img, size}_t \text{ width}, \text{size}_t \text{ height}, \text{int offset}_x, \text{int offset}_y)
\]

In case the input and output image sizes do not match, no one-to-one mapping from input to output can be achieved. As a solution, interpolation needs to be applied. Predefined interpolation modes for nearest neighbor, bilinear filtering, bicubic filtering, and Lanczos resampling can be enabled via an argument to the accessor’s constructor.

These are all DSL constructs required to describe point operators. Next, we will introduce our support for filter masks, which are required for local operators.

3) Sliding Windows: Local operators employ a sliding window to iterate over neighboring pixels. Hipacc provides two constructs to describe sliding windows. The domain, which solely defines the iteration space of a window, and the mask, which additionally provides filter coefficients for that window:

\[
\text{Domain(size}_t \text{ size}_x, \text{size}_t \text{ size}_y) \\
\text{Domain(uchar domain[size}_y][size}_x) \\
\text{Domain(Mask<pixel_t> mask)} \\
\text{Mask<pixel_t>}(\text{size}_t \text{ size}_x, \text{size}_t \text{ size}_y) \\
\text{Mask<pixel_t>}(\text{pixel}_t \text{ data[size}_y][size}_x)
\]

A prominent example is the following discretized Gaussian kernel of size $3 \times 3$ for image smoothing with each entry of the mask being one filter coefficient:

\[
G_3 = \begin{bmatrix}
0.057118 & 0.124758 & 0.057118 \\
0.124758 & 0.272496 & 0.124758 \\
0.057118 & 0.124758 & 0.057118
\end{bmatrix}
\]

4) Border Handling: Accessing neighboring pixels at the image border will inevitably lead to out-of-bounds accesses. For those particular cases, the accessor should automatically apply proper border treatment. The programmer only needs to set up a boundary condition defining the window size and the desired border handling mode:

\[
\text{BoundaryCondition<pixel_t>}(\text{Image<pixel_t> img, Domain dom, enum Boundary mode})
\]

Hipacc supports repeat, clamp, mirror, constant, and undefined as border handling modes, visualized in Figure 2. As the input image is already encapsulated, it is sufficient to assign only the boundary condition to the accessor, instead of assigning the image.
Example: Gaussian Blur Filter: To show how the DSL components interact, we consider the Gaussian blur filter as an example application in Listing 1. There, a mask is defined with the coefficients from Eq. (1) (lines 2–7). The input image is loaded from disk and assigned to a DSL image object (lines 11–12). Afterwards clamping is specified as the border handling mode and the accessor is created (lines 15–16). Before executing the actual operator kernel, the output image is allocated and assigned to an iteration space without any ROI restrictions (lines 19–20). The actual operator kernel is defined in LinearFilter and will be introduced in the next section.

C. Defining Operator Kernels

Operator kernels are defined in a Single Program Multiple Data (SPMD) context, similar to kernels in CUDA, Open Computing Language (OpenCL), and Intel’s Threading Building Blocks (TBB) [14]. Thereby, a single kernel describes all the necessary operations to compute each output pixel in the iteration space.

Hipacc does not differentiate between point and local operators. Both can be specified by implementing a user-defined class, which needs to derive from the framework’s Kernel class and override the kernel() method. An example how to implement the Gaussian blur from the previous section is provided in Listing 2. Here, the iteration over the sliding window is performed by the doubly nested loop (lines 7–9). Reading neighboring pixels from the accessor can be done without considering out-of-bound accesses, as they are implicitly handled by the framework. The resulting pixel value is assigned to the output image using the output() method.

Hipacc provides built-in language support for common image processing tasks. For instance, convolutions can be concisely described via the convolve() method taking (a) the filter mask, (b) the aggregation mode, and (c) the computation instructions for a single filter mask component with the corresponding image pixel described as a C++ lambda function:

```cpp
1 class LinearFilter : public Kernel<uchar> {
2    // ...
3    void kernel() {
4        int range = size/2;
5        float sum = 0;
6        for (int yf = -range; yf <= range; ++yf)
7            for (int xf = -range; xf <= range; ++xf)
8                sum += mask(xf, yf) * acc(xf, yf);
9
10           output() = (uchar) sum;
11    }
12    }
13
Listing 2. Kernel description for the Gaussian blur filter.
```

Supported aggregation modes are min, max, sum, and prod.

More complex algorithms requiring local operations beyond a simple convolution can be implemented using the iterate() method. Consider the bilateral filter [18], which basically performs two convolutions simultaneously, one for computing the spatial closeness component c and the other for the intensity similarity component s. Using iterate(), both can be combined into a single sliding window defined by the domain dom:

```cpp
1 void kernel() {
2    float d = 0, p = 0;
3    iterate(dom, &[ ]() -> float {
4        float diff = in(dom) - in();
5        float c = mask(dom);
6        float s = expf(-c_r * diff*diff);
7        d += c*s;
8        p += c*s * in(dom);
9    })
10
11    output() = p/d;
12 }
```

Here, the aggregation is performed manually for d and p and the spatial closeness component is provided via a precomputed mask.

D. Bit-Width Annotations

To enable the annotation of customized bit widths, as common in hardware design, we introduce DSL-specific pragmas in Hipacc. Pragmas that are not known to the compiler are entirely ignored and are therefore a perfect fit for defining target-specific annotations. In our implementation, the desired bit width must be specified as well as the name of the variable in the code line just before the variable declaration:

```cpp
1 #pragma hipacc bw(x,3)
2 uint x;
```

Specifying this pragma will instruct Hipacc to internally mark variable x as having a reduced width of 3 bits.
In this work, we focus on C-based HLS. Among the biggest
frequently two FPGA vendors, two HLS approaches have been particularly
popular: Xilinx Vivado HLS, a C++-based HLS tool, and the
Altera SDK for OpenCL (AOCL).

### A. Xilinx Vivado HLS

Vivado HLS originates from the high-level synthesis tool
AutoESL (formerly known as AutoPilot [19]) and has become
an integral part of the Vivado Design Suite. Employing Vi-
vado HLS, C/C++ or SystemC codes can be used for design entry
and transformed into HDL code (VHDL, Verilog, SystemC),
resulting in synthesizable IP cores. In order to guide the
transformation of a sequential algorithm’s behavioral description
into a structural hardware implementation, a large variety
of synthesis directives can be applied. Moreover, streaming
pipelines can be implemented by employing data streaming
objects, streams, to interconnect different hardware modules.
Even though very complex and sophisticated algorithms can be
specified with less effort by utilizing a C-based language,
the efficient implementation of an image processing system
still demands the profound knowledge of a hardware design
expert to obtain results comparable to those of hand-written
implementations.

### B. Altera SDK for OpenCL

The Altera SDK for OpenCL (AOCL) promises three funda-
mental advantages over conventional hardware design: (a) Sim-
ple structuring of SPMD applications, since OpenCL follows
a data-parallel programming paradigm; (b) portability to other
architectures, as OpenCL is a standardized language; and (c) a
high level of abstraction for describing hardware using a C-based
language that can be used to govern a complete heterogeneous
system, including CPU and FPGA fabric. Furthermore, to
implement a streaming pipeline, AOCL provides an extension,
channels, serving as data streaming objects for connecting
different kernels. Moreover, OpenCL’s programming paradigm
distinguishes two different types of kernels for implementation.

1) **NDRange Kernels**: OpenCL’s runtime system automati-
cally spawns as many threads as defined by the range (1D, 2D, or
3D), specified by the developer. Such kernels that are supposed
to perform across a specified range are called **NDRange kernels**.
NDRange kernels are highly portable, as they are written in a
style very similar to GPU programming, and therefore are likely
to perform rather well on many-core architectures.

2) **Single Work-Item Kernels**: Kernels that spawn only a
single thread without a range are called **single work-item kernels**.
Thereby, the developer must explicitly describe the range and the
order, in which the range is processed, in the kernel’s source code.
Unfortunately, single work-item kernels are not portable [10],
regarding performance on many-core architectures but open up
the possibility for further FPGA-specific optimizations, as data
locality can be exploited.

### IV. Generating Hardware Accelerators from a DSL

Originally designed for targeting GPUs, high-level programs
given in Hipacc DSL code process image filters in a buffer-wise
manner. Each kernel reads from an entire buffer and exclusively
writes to a whole buffer. The previous kernel always runs to
completion before the successive kernel starts its execution.
Thereby, expensive synchronization is entirely circumvented, as
buffers serve as synchronization points (so called host barriers).
Buffers can be read and written, copied, reused, or allocated
only for the purpose of storing intermediate data.

This buffered concept is fundamentally different from streaming
data through kernels. In such a streaming pipeline, the
next computational step is performed as soon as all input
dependencies are met. Kernels are therefore interconnected with
each other on a much finer granularity using streaming objects
implementing First In First Out (FIFO) semantics. A streaming
pipeline requires a structural description, resolving direct data
dependencies unconstrained from the exact sequential order of
kernel executions.

The workflow for establishing such a streaming pipeline and
generating code for HLS is depicted in Figure 3. First, the front
end reads in the DSL code that is subsequently transformed
into an Abstract Syntax Tree (AST) representation with the
aid of the Clang/LLVM compiler infrastructure. Based on that,
we can perform a data dependency analysis, inferring our
own internal Intermediate Representation (IR) to restructure
the graph suitable for streaming pipelines. Based on that IR,
Afterward, multiple additional output spaces are added, one for each kernel reading from the original buffer. This way, it is guaranteed that streaming data will be replicated as well, one for each kernel reading from the original buffer. Due to buffer reuse, only four buffers are necessary, as indicated by buffer colors.

A. Data Dependency Analysis

After the DSL code has been translated into an AST representation, it will be traversed by Hipacc. During this traversal process, we track the use of buffer allocations, memory transfers, and kernel executions by detecting compiler-known classes, such as Image and Kernel. For each kernel, the direct buffer dependencies are analyzed and fed into a dependency graph.

Given this graph, we can build up our internal representation, a simplified AST-like structure based on a bipartite graph consisting of two vertex types: space representing buffers and process marking kernel executions. By traversing the kernel executions in the sequential order, in which they are specified, writes to buffers are transferred to the internal representation in Static Single Assignment (SSA) manner. Hereby, also every reused buffer (indicated by the same color in Figure 4) will form a new space vertex in the graph.

B. Dependency Graph Restructuring

In particular, when multiple kernels read from the same buffer, and therefore depend on the same temporal instance of intermediate data (e.g., $dx$ in Figure 4), it is required to replace this dependency by inserting a copy process for splitting data. Afterward, multiple additional output spaces need to be added as well, one for each kernel reading from the original buffer. This way, it is guaranteed that streaming data will be replicated before handing it over to the next computation step. Thereby, we can infer the structural description of a streaming pipeline, as shown in Figure 5.

In a final step, the restructured graph is traversed backwards in Depth-First Search (DFS) order, originating from the output spaces to prune parts that are not contributing to the output.

C. Common AST Transformations

With the aid of our restructured IR, we can transform the original Clang AST from a buffer-wise execution model into a streaming pipeline. Each process vertex is translated to a kernel execution. In particular for copy processes, appropriate copy kernels need to be generated and their instantiation needs to be added to the existing AST. The resulting HLS code finally embodies the structural description of the filter.

Common AST modifications include adding new nodes to fulfill the requirements of the target language such as applying index calculations and ROI index shifts. Depending on the optimizations specified via compiler arguments, vast portions of the extracted AST are modified and replicated. For instance, for constant propagation, which we enforce for FPGA targets, memory accesses are replaced by numeric literals on AST level. Further FPGA-specific optimizations are explained in detail in the following paragraphs.

1) Specialization of Streaming Objects: For every space vertex in our IR, a unique HLS streaming object needs to be inserted to interconnect the generated kernels. Specialization of streaming objects is one of the last steps performed in this stage. It decides whether a Vivado HLS stream or an AOCL channel is generated, depending on the specified target language.

2) Memory Allocation: Aside from only accessing off-chip DRAM, on-chip Block Random Access Memory (BRAM) and Flipflops (FFs) can be used to store data for reuse in later iterations. A widely adapted approach, employing this technique, is full line buffering. Line buffering is particularly beneficial for local operators in image processing, as each pixel is accessed more than once. To efficiently cache those pixels, we generate two types of memory architectures: line buffers for storage of complete image lines (BRAMs) and memory windows for the actual processing of local neighborhoods (implemented using FFs), as illustrated in Figure 6.

Since images are read in scan line order from DRAM memory, we can exploit data locality and fill the line buffer with one pixel per cycle. From the line buffer, we can always satisfy the data dependencies to fill the memory window. However, a local operator of size $w_x \times w_y$ might require the pixel at $(x - \frac{w_x}{2}, y - \frac{w_y}{2})$ to calculate the output for $(x, y)$. To ensure that all data is
available, it is necessary to enforce a delay. For an image of size \( w \times h \), this delay can be calculated by \( \lceil \frac{w}{v} \rceil \cdot w + \lceil \frac{h}{v} \rceil \).

In consequence, for every local operator in the image pipeline, we allocate a line buffer and memory window, and furthermore ensure that an appropriate delay is introduced.

3) **Loop Coarsening:** One approach to increase the overall throughput with FPGAs is replicating the entire accelerator. The alternative approach, which we denote as loop coarsening [16], replicates only the innermost kernel computation. An illustration of this concept for a local operator is given in Figure 7. In contrast to replicating the entire accelerator, it does not require extra logic for data distribution and allows us to maximize resource sharing while not requiring any border handling overhead. In addition, loop coarsening might lead to more opportunities for the compiler to apply low-level code optimizations and may, thus, reduce the number of arithmetic operations in a kernel.

We implement the concept of loop coarsening by introducing a hierarchy of memory windows. A superwindow of size \( W_x \times W_y \) is used for gathering superpixels containing \( v \) pixels from the line buffer. The superwindow \(^2\) stores pixels for recurring access and is used to extract and assign pixels to the subwindows of size \( w_x \times w_y \), which are then used by the replicated kernel operators for processing (see Figure 7).

Extracting and assigning pixels from the superwindow into the subwindows involves determining the correspondence between the elements of the windows. To describe the position within a subwindow, we denote an element in \( Y_{w} \times X_w \times V \), where elements in \( Y_{w} \times X_w \) describe subwindow coordinates and \( V \) specifies the distinct subpixel in the range \([0, v - 1]\). The positions within the superwindow are represented by \( Y_W \times X_W \times V \), where elements in \( Y_W \times X_W \) describe the position of the superpixel within the superwindow and \( V \) describes the position of a pixel within the superpixel.

First, we must determine the offset \( o \) of the first subwindow in the first superpixel:

\[
o = v - (\lceil \frac{w}{v} \rceil \mod v)
\]

Considering a specific position within the subwindow, the corresponding position within the superwindow can be calculated using:

\[
f : Y_w \times X_w \times V \rightarrow Y_W \times X_W \times V, \text{ where } f(i, j, k) = (i, (j + o + k) \mod v, \lfloor j + o + k / v \rfloor).
\]

Figure 8 shows the results we were able to achieve through loop coarsening on a Stratix V. The sublinear increase in resource usage proves to be exceptionally beneficial, in particular, if loop coarsening can be applied through code generation, without the necessity of modifying the algorithm’s source code.

D. **Vendor-Specific Transformations**

1) **Vector Data Types:** There exist two basic types of vectorization: *implicit* and *explicit* vectorization. *Implicit vectorization* is a concept of replication that is automatically applied by the compiler. We already introduced our implementation of this concept with loop coarsening. The contrary concept is *explicit* vectorization, where the programmer explicitly specifies vector types such as `uchar4` to operate on multiple vector elements at once.

Handing over vector data between kernels requires specific code generation techniques, which implement wider data types than the actual pixel data type used. How those types can be represented in source code depends on the particular HLS tool the code is generated for. Regarding Vivado HLS, a flexible type width can be accomplished by utilizing the Vivado-specific type `ap_uint<bit width>`. For AOCL, we can directly exploit built-in OpenCL vector types, without the need to declare any new data types. However, mixing both vectorization types enforces the necessary bit width to be even larger. For instance, for an implicit vectorization of factor 32 for an image operator that uses pixels of type `uchar4`, our compiler would generate the

\(^2\)Note that the our superwindow implementation still is a shift register that shifts superpixels in each cycle.
Intel FPGA SDK for OpenCL v16.1, Xilinx Vivado HLS v2016.3 and CUDA v7.5 for the synthesis and the compilation.

Moreover, memory transfer overheads are excluded from our throughput measurements, which is the common approach for data type ap_uint<1024> for Vivado HLS and uchar4[32] for AOCCL.

2) **Bit-Width Reduction:** Altera OpenCL provides the ability to reduce integer data types to an arbitrary bit width. The OpenCL standard, however, only contains primitive data types of fixed width, such as char/short/int. Therefore, to guide the Altera Offline Compiler (AOC) to reduce the bit width of a variable, a bitwise AND operation with a specific bit mask must be applied. To reduce the bit with of a variable, a masking operation must be applied to any read of that variable. Moreover, if such a variable is modified via an assignment, the entire Right Hand Side (RHS) expression must be masked as well. This particularly affects compound assignment operations (+=), as those combine reading and assigning a variable. Therefore, in the very last stage, just before pretty printing the AST to the target language’s source code, the following actions are executed in this order:

1) All compound assignment and unary increment/decrement operations on a marked variable are transformed to the corresponding arithmetic operation followed by the assignment.
2) Every read operation of a marked variable is masked.
3) The entire RHS of every assignment to a masked variable is masked.

The resulting source code contains plenty of operations that decrease readability but do not affect functional correctness. For instance, by reducing the bit width of a variable x to 3, a simple x += RHS expands to:

\[x = ((x \& 0x7) + \text{RHS}) \& 0x7\]

### V. Evaluation and Results

For evaluation, we are presenting results for a Kintex 7 (XC7K325T FPGA) and Stratix V (5SGXEA7) FPGA to results on server-grade and embedded GPUs. We used the Intel FPGA SDK for OpenCL v16.1, Xilinx Vivado HLS v2016.3 and CUDA v7.5 for the synthesis and the compilation. Moreover, memory transfer overheads are excluded from our throughput measurements, which is the common approach for GPU benchmarking. In this section, we first introduce our application set before we discuss the performance achieved for different target architectures stemming from the exact same DSL source codes.

#### A. Applications

We consider typical image processing algorithms for pre-processing and feature detection: a bilateral noise reduction, a Sobel edge detector, a Harris corner detector [3], and the computation of optical flow using the census transform [17]. Those algorithms form a realistic scenario and reflect possible cost-sensitive implementations in commercial products, such as medical imaging or advanced driver assistance systems. All of them are based on local and point operators or a combination of both but differ greatly in implementation detail.

Figure 9 shows the number of operators defined and how often the are invoked for these algorithms. It shows also the Lines of Code (LoC) required to describe them in Hipacc as well as the performance in Frames Per Second (FPS) of the automatically generated implementations. In the following, we summarize which operators are required for each algorithm and highlight features of the DSL to realize them:

- **The bilateral filter** [18] is a $3 \times 3$ local operator used for reducing noise while preserving edges. It consists of an exponential function and employs floating point arithmetic. The actual kernel implementation was already provided in Section II-C.
- **The Sobel** computes first vertical and horizontal derivatives with $3 \times 3$ masks, then, calculates the Euclidean distance and clamps the result with a given threshold in the third kernel to detect edges.
- **The Harris corner detector** embodies a combination of point and local operators that form a complex image pipeline. In total, 9 operator invocations are required to detect the corners in the input image.
- **The optical flow** includes the computation of a signature for each pixel of the smoothed input images. The signatures of two successive images are used to compute the optical flow:
They are compared within a sliding window of size $15 \times 15$ using the `iterate()` function over a Domain that excludes the center.

### B. Comparing FPGA and GPU Throughput

Results on throughput for the chosen FPGA and GPU targets are also presented in Figure 9. The optimizations for GPUs applied by Hipacc include constant propagation and unrolling of the convolve method, using texture memory when reading from global memory, staging the data to shared memory as well as unrolling of the global iteration space. Furthermore, the CUDA block configuration is automatically determined by Hipacc.

The hardware accelerators generated by Hipacc are designed to support high-speed serial data communication. Thus, the loop coarsening factor $v$ is not limited by the number of available parallel I/O package pins. With increasing algorithm complexity, the opportunity for further parallelizing FPGA accelerators is mostly constrained by available resources, as shown in Table I.

In contrast to FPGAs, the throughput of the GPUs is dramatically reduced with greater sliding window sizes, and thus an increased number of memory accesses, exposing the available memory bandwidth clearly as the main performance bottleneck.

### VI. Conclusion

In this work, we introduced Hipacc, a DSL for image processing and a source-to-source compiler to generate highly efficient hardware accelerators. With the aid of domain and architecture knowledge, Hipacc can produce tailored implementations, capable of competing with hand-written source codes, without the need of an hardware design expert. The abstractions of the DSL enable to map an algorithm to a wide range of target architectures and to exploit the target-specific types of parallelism.

As Hipacc also targets GPU architectures, we can moreover generate highly optimized GPU implementations from exactly the same code base. The evaluation of several typical image processing algorithms demonstrates that an even higher performance can be achieved by FPGA implementations. Although HLS still has some deficiencies in contrast to hand-written Register Transfer Level (RTL) implementations, it enables a truly rapid design space exploration [11] through which it is possible to achieve an improved ratio between resource usage, throughput, and energy efficiency.

### Acknowledgments

This work is supported by the German Research Foundation (DFG), as part of the Research Training Group 1773 “Heterogeneous Image Systems”, and as part of the Transregional Collaborative Research Center “Invasive Computing” (SFB/TR 89). The Tesla K20 used for this research was donated by the NVIDIA Corporation.

### Table I

<table>
<thead>
<tr>
<th>Filter</th>
<th>Slice (%)</th>
<th>BRAM (%)</th>
<th>DSP (%)</th>
<th>Logic (%)</th>
<th>M20K (%)</th>
<th>DSP (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bilateral</td>
<td>44.68</td>
<td>0.45</td>
<td>90.48</td>
<td>46.91</td>
<td>13.16</td>
<td>91.02</td>
</tr>
<tr>
<td>Sobel</td>
<td>28.79</td>
<td>3.60</td>
<td>15.24</td>
<td>25.82</td>
<td>16.68</td>
<td>25.00</td>
</tr>
<tr>
<td>Harris Corner</td>
<td>55.75</td>
<td>3.60</td>
<td>60.00</td>
<td>43.16</td>
<td>15.19</td>
<td>14.06</td>
</tr>
<tr>
<td>Optical Flow</td>
<td>60.09</td>
<td>11.69</td>
<td>0.00</td>
<td>42.26</td>
<td>42.38</td>
<td>28.13</td>
</tr>
</tbody>
</table>

### References


